

FIG. 1



4BIT




FIG.3





FIG. 4






FIG.6













	CASE(a)	CASE(b)	CASE(c)
PARALLEL PROCESSOR 1	 1	 2	 2
PARALLEL PROCESSOR 2	 3	 1	 8
PARALLEL PROCESSOR 3	 2	 5	 1
PARALLEL PROCESSOR 4	 1	 1	 3

FIG.7




FIG.8